

The technique utilizes a common connector structure between adjacent ports to reduce spacing between the adjacent ports. Accordingly, the reduced space requirements may translate to reduced dimensions for the electronic device.

5